INTEGRATED CIRCUITS

DATA SHEET

74ALVCHS16830

18-bit to 36-bit address driver with bus hold (3-State)

Product data Supersedes data of 2001 Sep 07





18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

FEATURES

- Diodes on inputs clamp overshoot
- ESD classification testing is done to JEDEC Standard JESD22.
 Protection exceeds 2000 V HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
- Bus hold on data inputs eliminates the need for external pullup/pulldown resistors
- Packaged in thin very small-outline package (TVSOP) 0.4 mm pitch
- Optimized for use with PCK953 in SDRAM module applications
- Low noise, low skew

DESCRIPTION

The ALVCHS16830 address driver is designed for 2.3 V to 3.6 V $\rm V_{CC}$ operation.

Diodes to V_{CC} have been added on the inputs to clamp overshoot.

The bus hold feature retains the inputs' last state whenever the input bus goes to high impedance. This prevents floating inputs and eliminates the need for pull up or pull down resistors.

To ensure the high-impedance state during power up or power down, the output-enable $(\overline{\text{OE}})$ input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The 74ALVCHS16830 is characterized for operation from -40 to $+85~^{\circ}\text{C}$.

FUNCTION TABLE

	Inputs		Outputs		
OE1	OE2	Α	1Yn	2Yn	
L	Н	H	Н	Z	
L	Н	L	L	Z	
Н	L	Н	Z	Н	
Н	L	L	Z	L	
L	L	Н	Н	Н	
L	L	L	L	L	
Н	Н	Х	Z	Z	

PIN CONFIGURATION

	TOP VIEW		
2Y2 1		80 1Y3	
1Y2 2		79 2Y3	
GND 3		78 GND	
2Y1 4		77 1Y4	
1Y1 5		76 2Y4	
V _{CC}		75 V _{CC}	
A1 7		74 1Y5	
A2 [8		73 2Y5	
GND G		72 GND	
A3 1	0	71 1Y6	
A4 1	1	70 2Y6	
GND 1	2	69 GND	
A5 1	3	68 1Y7	
A6 1	4	67 2Y7	
V _{CC} 1	5	66 V _{CC}	
A7 1	5	65 1Y8	
A8 1	7	64 2Y8	
GND 1	3	63 GND	
A9 1	1	62 1Y9	
OE1 2		61 2Y9	
OE2 2	1	60 1Y10	
A10 2	2	59 _{2Y10}	
GND 2	3	58 GND	
A11 2	4	57 1Y11	
A12 2	5	56 2Y11	
V _{CC} 2	7	55 V _{CC}	
A13 2	7	54 1Y12	
A14 2	3	53 2Y12	
GND 2	1	52 GND	
A15 3		51 1Y13	
A16 3	1	50 2Y13	
GND 3	1	49 GND	
A17 3	3	48 1Y14	
A18 3	1	47 2Y14	
V _{CC} 3	5	46 V _{CC}	
2Y18 3	1	45 1Y15	
1Y18 3	7	44 2Y15	
GND 3	3	43 GND	
2Y17 3		42 1Y16	
1Y17 4		41 2Y16	SW00723
			JVVUU/23


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER	
80-pin plastic thin very small outline (TVSOP)	–40 to +85 °C	74ALVCHS16830DGB	SOT647-1	

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

LOGIC DIAGRAM (POSITIVE LOGIC)



PIN DESCRIPTION

PIN(S)	SYMBOL	FUNCTION
6, 15, 26, 35, 46, 55, 66, 75	V _{CC}	Supply voltage
7, 8, 10, 11, 13, 14, 16, 17, 19, 22, 24, 25, 27, 28, 30, 31, 33, 34	An	Inputs
1, 2, 4, 5, 36, 37, 39, 40, 41, 42, 44, 45, 47, 48, 50, 51, 53, 54, 56, 57, 59, 60, 61, 62, 64, 65, 67, 68, 70, 71, 73, 74, 76, 77, 79, 80	1Yn, 2Yn	Outputs
20, 21	OE1, OE2	Output enable
3, 9, 12, 18, 23, 29, 32, 38, 43, 49, 52, 58, 63, 69, 72, 78	GND	Ground

ABSOLUTE MAXIMUM RATINGS

Over recommended operating free-air temperature range (unless otherwise noted).¹

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	Supply voltage range		-0.5 to +4.6	V
VI	Input voltage range	See Note 2	-0.5 to +4.6	V
Vo	Output voltage range	See Notes 2 and 3	–0.5 to V _{CC} +0.5	V
I _{IK}	Input clamp current	V ₁ < 0	– 50	mA
I _{OK}	Output clamp current	V _O < 0	– 50	mA
I _O	Continuous output current		±50	mA
I _{CC} , I _{GND}	Continuous current through each V _{CC} or GND		±100	mA
Θ_{JA}	Package thermal impedance	See Note 4	106	°C/W
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
 only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
 conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 3. This value is limited to 4.6 V maximum.
- 4. The package thermal impedance is calculated in accordance with JESD 51.

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

RECOMMENDED OPERATING CONDITIONS

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

OVMDOL	DADAMETER	CONDITIONS	LIN	IITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
V _{CC}	Supply voltage	pply voltage		3.6	V	
	I light level input voltege	V _{CC} = 2.3 V to 2.7 V	1.7	_	V	
V_{IH}	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	_]	
V	l au la cal import calle au	V _{CC} = 2.3 V to 2.7 V	_	0.7	V	
V_{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V	_	0.8]	
VI	Input voltage	voltage		V _{CC}	V	
Vo	Output voltage		0	V _{CC}	V	
	V _{CC} = 2.3 V		_	-12		
l _{OH}	High-level output current	V _{CC} = 2.7 V	_	-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 2.3 V	_	12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	_	12	mA	
		V _{CC} = 3 V	_	24	1	
Δt/Δν	Input transition rise or fall rate		_	10	ns/V	
T _{amb}	Operating free-air temperature		-40	+85	°C	

2002 Mar 15 4

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted).

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP ¹	MAX	UNIT
		I _I = -18 mA	2.3 V	_	_	-1.2	V
V_{IK}		I _I = 18 mA	2.3 V	_	_	V _{CC} +1.2	1 '
		I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2	_	_	
		$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$	2.3 V	1.9	_	_	٧
V_{OH}		$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$	2.3 V	1.7	_	_	
		$I_{OH} = -8 \text{ mA}, V_{IH} = 2 \text{ V}$	2.7 V	2.4	_	_	V
		$I_{OH} = -12 \text{ mA}, V_{IH} = 2 \text{ V}$	3 V	2	_	_	,,
		$I_{OH} = -24 \text{ mA}, V_{IH} = 2 \text{ V}$	3 V	2	_	<u> </u>	٧
		I _{OL} = 100 μA	2.3 V to 3.6 V	_	_	0.2	
		$I_{OL} = 4$ mA, $V_{IL} = 0.7$ V	2.3 V	_	_	0.4	\ \
V _{OL}		$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$	2.3 V	_	_	0.55	1
		$I_{OL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$	2.7 V	_	_	0.55	V
		I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V	_	_	0.6	,,
		I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V	_	_	0.8	٧
I _I		$V_I = V_{CC}$ or GND	3.6 V	_	_	±5	μΑ
		V _I = 0.7 V	2.3 V	45	_	<u> </u>	
		V _I = 1.7 V	2.3 V	-45	_	<u> </u>	1
I _{I(hold)}		V _I = 0.8 V	3 V	75	_	<u> </u>	μΑ
		V _I = 2 V	3 V	-75	_	<u> </u>	1
		$V_1 = 0 \text{ to } 3.8 \text{ V}^2$	3.6 V	_	_	±500	1
I _{OZ}		V _O = V _{CC} or GND	3.6 V	_	_	±10	μΑ
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	_	_	40	μΑ
Δl _{CC}		One input at V _{CC} – 0.8 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	_	_	750	μА
C	Control inputs	V – V or CND	3.3 V	_	3.62		pF
C _i	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	_	8.21	_	
Co	Outputs	V _O = V _{CC} or GND	3.3 V	_	3.53		рF

NOTES:

1. All typical values are at V_{CC} = 3.3 V, T_{amb} = 25 °C.

2. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

SWITCHING CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2).

PARAMETER	FROM	то	V _{CC} = 2.5	$V \pm 0.2 V$	V _{CC} =	2.7 V	V _{CC} = 3.3	$V \pm 0.3 V$	UNIT
TAKAMETEK	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t _{pd}	Α	Υ	1.2	3.8	_	4	1.7	3.5	ns
t _{en}	ŌĒ	Υ	1	5.7	_	5.7	1	4.8	ns
t _{dis}	ŌĒ	Υ	1	4.9	_	5.4	1.7	5.2	ns
t _{sk(o)} 1	Output skew			_	_	_	_	500	ps

NOTE:


OPERATING CHARACTERISTICS, T_{amb} = 25 °C

SYMBOL	DADA	METER	TEST CONDITIONS	V_{CC} = 2.5 V \pm 0.2 V	V_{CC} = 3.3 V \pm 0.3 V	UNIT	
OTMIDOL	STWIBUL PARAMETER		TEGT GONDITIONS	TYP TYP			
	Power dissipation	All outputs enabled	C ₁ = 0. f = 10 MHz	49	53	pF	
C _{pd}	capacitance per driver	All outputs disabled	O _L = 0, 1 = 10 MH2	6	7.5	pr	

^{1.} Output skew between any 2 outputs of same part switching in the same direction.

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830




NOTES:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load circuit and voltage waveforms

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830



NOTES:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5~ns$, $t_f \leq 2.5~ns$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load circuit and voltage waveforms


18-bit to 36-bit address driver with bus hold (3-State)


74ALVCHS16830

TSSOP80: plastic thin shrink small outline package; 80 leads; body width 6.1 mm

SOT647-1







0 2.5 5 mm scale

DIMENSIONS (mm are the original dimensions).

UN	IIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	٧	w	у	z	θ
m	m	1.2	0.15 0.05	1.05 0.85	0.25	0.23 0.13	0.2 0.1	17.1 16.9	6.2 6.0	0.4	8.3 7.9	1.0	0.75 0.45	0.2	0.07	0.08	0.84 0.57	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT647-1		MO-153				00-08-21	

2002 Mar 15 9

18-bit to 36-bit address driver with bus hold (3-State)

74ALVCHS16830

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 03-02

Document order number: 9397 750 09605

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.